Signal & Power Integrity Engineer
Job GroupProduction
Experience Level-
Job Types-
Locations대한민국 경기도 성남시 분당구 정자일로 239, 102동 8층

Responsibilities and Opportunities

  • We are looking for talent who will challenge the highest level of SI/PI engineering to develop AI chip.
  • System-level SI/PI simulations of high-speed Interfaces.
  • Substrate and board layout SI/PI guidelines creation, review and post layout SI/PI extractions
  • Constant improvements of SI/PI models using data from lab measurements and/or modelling tool/methodology updates.
  • Collaborate with external SI/PI service providers



Key Qualifications

  • Master's degree or higher in CS/EE
  • Deep understanding of the theory of signal transmission and electromagnetic.
  • Deep understanding of simulation theory, assumptions, and its limitations.
  • The candidate must have system-level design and analysis skills to support design and optimization of HSIO layouts in chip packages and PCBs
  • Ability to work effectively in a production environment and deliver working solutions.
  • Understanding of transmitter and receiver equalization methods (including FFE, CTLE, DFE), CDR behavior, link training algorithms and internal eye margining tool for NRZ and PAM4 signaling. Experiences on multi-level signaling such as PAM4 are preferred.
  • Parallel bus interfaces expertise should include understanding of signaling specs and signal integrity signify for GDDR, HBM and common synchronous interfaces.
  • Familiarity with IBIS AMI specification, model generation and simulation in commercial EDA tools such as Hspice and ADS.
  • Experienced in spice-language shcematic.



Ideal Qualifications

  • Proven experience in automation and scripts(python) to enable statistical DOE across channel variants is preferred.
  • Experienced in designing HSIO schematic such as GDDR and HBM is preferred.
  • Experienced in leading package-level layout design especially for 2.5D interposer is preferred.




----------



About us


Rebellions_

리벨리온은 명실상부 국내 최고 AI반도체 스타트업입니다.

인공지능 알고리즘과 서비스 가속을 위한, 맞춤형 하드웨어와 소프트웨어를 설계하는 팀입니다.

3년 만에 압도적인 성과들을 만들어 냈습니다. 이를 바탕으로 업계 최대 규모의 투자 유치를 성공적으로 마무리했습니다.

이제는 국내를 넘어 글로벌 반도체 에코 시스템 내 한 명의 플레이어로, 글로벌 팀들과 경쟁하고 협업하고 있습니다.

글로벌 AI반도체 시장에 함께 도전하고 성취할 분들을 모십니다.


History & Performance

  • 2024_ Series B 투자유치 (1650억원)
  • 2024_ ISSCC Paper
  • 2023_ LLM향 AI반도체 Rebel 공동 개발 (삼성전자)
  • 2023_ ATOM 글로벌 품질 검증 (IBM)
  • 2023_ ATOM 데이터센터 상용화 (KT Cloud)
  • 2023_ HPCA Paper
  • 2023_ 클라우드향 AI반도체 ATOM 출시
  • 2022_ Series A 투자유치 (약 920억원)
  • 2021_ 파이낸스향 AI반도체 ION 출시
  • 2021_ Pre-A 투자유치 (약 145억원)
  • 2020_ Seed 투자유치 (약 55억원)
  • 2020_ 법인 설립
Share
Signal & Power Integrity Engineer

Responsibilities and Opportunities

  • We are looking for talent who will challenge the highest level of SI/PI engineering to develop AI chip.
  • System-level SI/PI simulations of high-speed Interfaces.
  • Substrate and board layout SI/PI guidelines creation, review and post layout SI/PI extractions
  • Constant improvements of SI/PI models using data from lab measurements and/or modelling tool/methodology updates.
  • Collaborate with external SI/PI service providers



Key Qualifications

  • Master's degree or higher in CS/EE
  • Deep understanding of the theory of signal transmission and electromagnetic.
  • Deep understanding of simulation theory, assumptions, and its limitations.
  • The candidate must have system-level design and analysis skills to support design and optimization of HSIO layouts in chip packages and PCBs
  • Ability to work effectively in a production environment and deliver working solutions.
  • Understanding of transmitter and receiver equalization methods (including FFE, CTLE, DFE), CDR behavior, link training algorithms and internal eye margining tool for NRZ and PAM4 signaling. Experiences on multi-level signaling such as PAM4 are preferred.
  • Parallel bus interfaces expertise should include understanding of signaling specs and signal integrity signify for GDDR, HBM and common synchronous interfaces.
  • Familiarity with IBIS AMI specification, model generation and simulation in commercial EDA tools such as Hspice and ADS.
  • Experienced in spice-language shcematic.



Ideal Qualifications

  • Proven experience in automation and scripts(python) to enable statistical DOE across channel variants is preferred.
  • Experienced in designing HSIO schematic such as GDDR and HBM is preferred.
  • Experienced in leading package-level layout design especially for 2.5D interposer is preferred.




----------



About us


Rebellions_

리벨리온은 명실상부 국내 최고 AI반도체 스타트업입니다.

인공지능 알고리즘과 서비스 가속을 위한, 맞춤형 하드웨어와 소프트웨어를 설계하는 팀입니다.

3년 만에 압도적인 성과들을 만들어 냈습니다. 이를 바탕으로 업계 최대 규모의 투자 유치를 성공적으로 마무리했습니다.

이제는 국내를 넘어 글로벌 반도체 에코 시스템 내 한 명의 플레이어로, 글로벌 팀들과 경쟁하고 협업하고 있습니다.

글로벌 AI반도체 시장에 함께 도전하고 성취할 분들을 모십니다.


History & Performance

  • 2024_ Series B 투자유치 (1650억원)
  • 2024_ ISSCC Paper
  • 2023_ LLM향 AI반도체 Rebel 공동 개발 (삼성전자)
  • 2023_ ATOM 글로벌 품질 검증 (IBM)
  • 2023_ ATOM 데이터센터 상용화 (KT Cloud)
  • 2023_ HPCA Paper
  • 2023_ 클라우드향 AI반도체 ATOM 출시
  • 2022_ Series A 투자유치 (약 920억원)
  • 2021_ 파이낸스향 AI반도체 ION 출시
  • 2021_ Pre-A 투자유치 (약 145억원)
  • 2020_ Seed 투자유치 (약 55억원)
  • 2020_ 법인 설립
Job GroupProduction
Experience Level-
Job Types-
Locations대한민국 경기도 성남시 분당구 정자일로 239, 102동 8층
Share